Abstract -Black phosphorus (BP) has been proposed as the channel material in the next generation ultrascaled CMOS devices. In order to gain insight into the current characteristics in 2-D layered materials, the current distribution of a few-layer BP Schottky barrier FET is investigated via state-of-the-art quantum device simulations. Approximately 40% of the total current was found to be concentrated in the top layer when the device was switched on, with the remaining current distributed among the other layers. In comparison, ∼80% of the current concentrated below the surface in a Si device with the same structure. These features are related to the strength of the intra/interlayer interaction in few-layer BP and are unique to 2-D layered materials. Moreover, the current distribution and the device performance were different for the top-and side-contacted devices, with the side-contacted devices yielding lower resistance compared with the top-contacted devices.
I. INTRODUCTION
T HE continuous dimensional scaling of silicon (Si) MOSFETs [1] faces the challenges of performance degradation induced by short channel effect (SCE), as the drain electric field dominates the electrical potential in the channel region. Recent studies have proposed 2-D materials as an alternative option for the channel in view of their atomically thin layered structure [2] and relatively low dielectric constants [3] . These features enable 2-D materials to be robust against SCE in ultrascaled de vices. Graphene, transition metal dichalcogenides (TMD), black phosphorus (BP), and hydrogenated silicene and germanene (silicane and germanane), have been under intensive study [2] - [5] for nanoelectronic applications. Among these materials, graphene possesses outstanding carrier mobility but the lack of bandgap limits its applications in the CMOS technology due to low gate modulation. The 2-D-TMD materials achieve gate modulation ∼10 5 [6] , but their mobility, ranging from 10−200 cm 2 · V −1 · s −1 [7] , limits their application in high performance FETs. In contrast to the TMDs, few-layer BP achieves the carrier mobility ∼1000 cm 2 · V −1 · s −1 with five order ON-OFF current ratio [8] , [9] . Combined with its tunable, thickness-dependent direct bandgap ranging from 0.2-1.4 eV [10] , BP has been actively considered as a promising candidate for ultrascaled nanoelectronics devices [11] .
Several research groups have reported the device performance and characteristics of BP-based FET in recent years with encouraging results [12] - [15] . Device performance optimizations, such as mobility engineering, contact configuration, and surface optimization, have been proposed and studied [16] - [18] . Yet, neither the mechanisms nor the factors affecting current distribution, which could provide valuable insights into BP-based FET's performance optimization, have to date been investigated. Specifically, the intralayer (covalent) and interlayer (van der Waals) couplings [19] , [20] directly influence the transfer and distribution of charges in the device. Contact configuration is another important factor in device optimization, where top-and side-contact placements have been previously proposed and studied for 2-D-materials-based FETs [21] - [26] . While it has been shown that different electron injection positions in the device determine the current distribution at the areas adjacent to 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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With respect to the methodology for current distribution modeling, a resistance network model [27] was proposed previously for 2-D materials-based nanoelectronics devices [22] , [28] , [29] . Current distribution at each layer was investigated in both multiple-layer graphene and MoS 2 -based long channel MOSFET (Lg ∼50-500 nm) [27] . In this paper, for the aggressively scaled devices (sub-10 nm) with the inclusion of quantum effects, the self-consistent scheme of nonequilibrium Green's function (NEGF) with Poisson equation has been implemented to capture effects of electrostatic impact under various bias conditions [30] - [32] . The current distribution profile was obtained based on the definition of current operator [33] with the inclusion of electrostatic effects. The impact of top-/side-contact placements and intra/interlayer coupling on current distribution was investigated and discussed.
II. METHODOLOGY
The material-specific model Hamiltonian in tightbinding (TB) formalism for BP is derived from ab initio calculations [34] - [37] . The ab initio calculations of 4-, 5-, 7-layer and bulk-BP were carried out within the density functional theory (DFT) framework [38] using the projector-augmented wave method [39] as implemented in the Vienna ab initio simulation package [40] . HSE06 hybrid function was implemented for the band structure calculation [41] , [42] . The kinetic energy cutoff was set to 500 eV, and atomic positions were relaxed until the residual forces were less than 10 −2 eV/Å. The convergence criteria for self-consistency in electronic structure calculations were set at 10 −4 eV. A vacuum of ∼10Å was included along the z-direction in the calculation for 4-, 5-, and 7-layer BP.
Then, the TB Hamiltonian of bulk BP is interpolated from the DFT calculation based on the scheme of maximally localized Wannier functions (MLWFs) [43] . MLWFs with only p orbits of P are considered, and the maximum hopping distances along the three unit vectors are (7, 7, 5) . By extracting inter/intralayer coupling and on-site terms in bulk BP, the TB Hamiltonians for 4-, 5-, and 7-layer BP were constructed. As shown in Fig. 1(a) , our TB band structure results are in good accord with DFT calculations on 4-, 5-, and 7-layer BP. Furthermore, effective masses and bandgaps are also compared and summarized in Table I , showing good agreement as well. Red rectangles denote the top/side contact placement. The dashed pink rectangles indicate the atoms coupling to the contact, where self-energies were imposed in Green's function. AA , BB , and CC denote three neighbouring interfaces in the bilayer BP atomic structure, where the inter/intralayer coupling varies among the atoms in the same layer at neighboring interfaces due to the puckered structure. The current flowing at each atom in an interface was investigated.
Next, the 16-layer ultrathin body (UTB) Si, possessing thickness similar to 4-layer BP (∼2 nm), was also simulated for comparison using a TB sp3ds * Hamiltonian. The armchair direction of the few-layer BP was set as the transport direction [x-axis in Fig. 1(b) ], while for UTB Si, the 100 direction was used for transport.
The device parameters of Schottky barrier FET (SBFET) adopted in the simulation followed the ITRS 2026 node [44] . Channel length was fixed as ∼6 nm. Thickness of the gate dielectric layer was 2.23 nm with a relative permittivity of 18.5. Another 100-nm SiO 2 layer substrate was implemented. Relative permittivity of the few-layer BP was set as 8.3, while for UTB-Si, it was 11.7. The schematic demonstration of a few-layer BP SBFET was shown in Fig. 2(a) . For the top-contact placement, the contact length covering each side was ∼25 nm; further increment of contact length did not increase the total current. Schottky barrier height between the metal contact and BP atoms was fixed to be 0.3 eV.
The NEGF-Poisson self-consistent approach was employed in transport simulations. The direction perpendicular to the transport direction was calculated in the reciprocal space. Ballistic transport was investigated since the channel length of SBFETs scale down to ∼6 nm. The top-/side-contact placements were reflected in the self-energy of the device given by [45] 
where g s is the surface Green's function and τ is the coupling matrix between the contact and the channel. The position of the contact was specified in τ by setting the pattern in which the metal and BP atoms at the interface were coupled [see Fig. 2(a) ]. In principle, the values of coupling parameters τ can affect the electron transport under NEGF-Poisson selfconsistent scheme [45] as the self-energy related to τ . It was found that this value varied for different contact configurations [21] , [25] , [46] . In our simulation, the value of τ was assumed to be fixed at 0.6 eV [47] for both top-and sidecontact devices in order to remove the variations of τ 's value induced by contact-configurations. Thus, only the positions of carrier injection (reflected in the patterning embedded in τ ) represented the impact of top-/side-contact configurations. Moreover, the metal contact was simplified as an "electron injection source" [45] , and only the imaginary part of g s was implemented to account for the induced level broadening. The surface Green's function g s can then be simplified as
where DOS(E f ) was set at the constant value of 0.3/eV per unit-cell-volume [47] over the entire energy range. The electrical potential of device was calculated by 2-D-Poisson solver self-consistently with charge profile obtained from NEGF calculations. Net current density at each atomic interface [see Fig. 2(b) ] was investigated based on current operator I op , given by [48] 
where H is the device Hamiltonian and G n is the electron correlation function. At the interface i , the current can be decomposed into three parts
where N is the number of the nearest neighbors at interface i in the Hamiltonian. H ik refers to the orbital coupling terms between interface i and k, and G n ki to the corresponding electron correlation function at the corresponding interfaces. The first summation is the net current density flowing from interface k → i (k < i −1) while the second summation is from the interface k → i (k > i + 1), representing the net current dwelling at the "left" and "right" side of the interface i , respectively. The third term, representing the internal net current density within the interface itself, is zero. By integrating the two summations with respect to energy, the total net current density at the interface can be obtained. Current density was driven by the atomic orbital couplings, which were included in our TB Hamiltonians. Hence, to obtain the net current density toward a specific atomic site at an interface as shown in Fig. 2(b) , summation of the current component contributed by the couplings involving the orbitals of the target atoms is required. The total net current flowing through the interface, contributed by all the orbitals crossing the interface, of course followed the continuity constraint.
III. RESULTS AND DISCUSSION

A. I D -V G Characteristics of the Devices
The I D -V G characteristics of different devices under various materials and contact placements are demonstrated in Fig. 3(a) and (b) . The drain bias V DS is fixed at 0.68 V. The "OFF-state" current is defined by the intersection point of the tangent line at the steepest slope in the I D -V G curve.
"ON-state" current is defined as the current at gate bias shifted by V DS from the intersection point. The "OFF" and "ON" currents, and the subthreshold swing (SS) are demonstrated in Fig. 3(c) -(e). For few-layer BP SBFET, despite different types of contact placements, the increase in thickness of the few-layer BPs is accompanied by the degradation of the SS and OFF-state current, similar to the case of the few-layer BP MOSFET [31] , [49] . This is attributed to ineffective gate control in a single gate structure. Both the OFF-and ON-state current in side-contact devices exceed that of the top-contact counterparts as shown in Fig. 3(c) and (d) , with the differences becoming larger with increasing number of BP layers. In contrast, for the 16-layer Si SBFET, the ON and OFF currents are both insensitive to different contact placements. Since transport is ballistic, the resistances encountered in transport in the channel region result from intra/interlayer couplings. Variations in OFF-and ON-current under top-and side-contact placement indicate that different current distribution patterns are introduced by various contact placements. Further discussion of how contact placement affects device performance is given in Section III-C.
Since SBFET is an ambipolar device, current distributions in different devices are investigated under gate bias at which electron transport was dominant [ Fig. 3(a) and (b) ]. Although gate biases for "OFF-state" and "ON-state" in different devices are not unified, we define two gate biases, 0.3 and 1.2 V, representing "low" gate bias and "high" gate bias, and investigate the current distribution under weak and strong gate fields.
B. Impact of Inter/Intralayer Coupling on Current Distribution
In this section, the impact induced by intra/interlayer interaction on current distribution is discussed. In order to delineate effects induced by the strength of the interlayer bonding, 4-layer BP and 16-layer UTB Si SBFET with similar thicknesses (∼2 nm) are chosen for evaluation to eliminate the effects of structural variations of the devices on electric field. To understand the mechanisms underlying these features, the charge and potential profiles extracted at the middle of channel for the two materials are compared for various V G values in Fig. 6 . As gate bias sweeps from 0.3 to 1.5 V [ Fig. 6(a) ], location of the charge density peak in the 4-layer BP SBFET shifts toward the surface layer. However, in the 16-layer UTB Si, position of the highest charge density point still locates in the middle (∼ 9th layer). These profiles suggest that quantum confinement effect in the 4-layer BP is weaker than that in the 16-layer UTB Si. Notably, out-of-the-plane quantum confinement depends on interlayer interaction [50] . Electron screening effect is thus varied, and indeed a steeper potential bending is observed in the 4-layer BP compared with 16-layer Si [ Fig. 6(f Compared with 2-D materials, such as graphene and TMDs, interlayer interaction in BP is relatively "strong" [19] , [20] . This might suggest that current centroid could also concentrate on the surface under high gate bias in other 2-D materials in similar device structures. Notably, the concentration of charge and current at the surface layer could be exposed to surface roughness scattering at the interface between the channel material and the gate dielectric layer [10] , [51] , inducing device performance degradation [52] , [53] .
Another feature directly attributable to interlayer interactions in current distribution of the few-layer BP SBFET concerns the fluctuation of current density in individual layers. Since BP is a puckered-layered structure along the armchair direction, the mirror symmetry in the xy plane (σ xy ) is broken in a few-layer BP crystal [ Fig. 1(b) ], inducing asymmetry in the out-of-the-plane direction [23] , [24] , and leading to asymmetric interlayer coupling. For example, in Fig. 2(b) , at interface AA , atoms in the top and bottom layers have different interlayer couplings compared with the atoms at the BB interface. The puckered structure will, in fact, induce atom-to-atom variations in the coupling strength. For example, at the AA interface [ Fig. 2(b) ], strength of the interlayer interaction toward the next interface BB is stronger for atoms in the upper layer compared with the lower layer due to the smaller spatial distance involved. However, this is reversed at the interface CC , where the atom in lower layer has a stronger interlayer interaction compared with that of the upper layer. The aforementioned variations affect interlayer charge transfer at various interfaces, and induce fluctuations in current distribution patterns in individual layers. Further work using a larger number of orbitals and overlap parameters is needed to fully understand how current distributions are impacted by the asymmetries and atom-to-atom variations of the inter and intralayer couplings.
C. Impact of Different Contact Placements (Top/Side)
In a few-layer BP-SBFET (Fig. 4 , left column) with top contact, at gate bias V G = 0.3 V, <20% of the total current concentrates around the bottom layer and >60% concentrates close to the layer in the middle. However, in the sidecontact counterparts (Fig. 4, right column) , lesser contrast is observed compared with the top-contact devices. This reflects differences in electron injection induced by different contact placements. In the side-contact devices, electrons are injected into each layer from the lateral surface of the channel, and further spread into the layers in a comparable manner since the potential variations among the layers are small under low gate bias conditions. In the top-contact devices, in contrast, electrons are injected from the top surface. The current then spread into layers below the surface with its centroid located in the middle layers where the peak of the charge density is located for V G = 0.3 V. Only a small portion of the current flows in the bottom layers because these layers contain lower charge density and high tunneling resistance, both of which hinder electrons from penetrating these layers.
In the large bias case (V G = 1.2 V), for the top-contact few-layer BP SBFET (Fig. 5, left column) , a large portion of the total current crowds around the edge between the contact and the channel at the surface layer, similar to the observations of [54] . This results from a significant bending of the conduction band near the channel-source interface [ Fig. 6(e) ] compared with the V G = 0.3 V case, and the associated reduction in the Schottky barrier width in the region at the edge of the channel, which induces enhancement and "crowding" of the tunneling current in this region. Downshift of the majority current is observed close to the source-channel interface due to the lower potential in layers below the surface, see Fig. 6(e) . As the carriers propagate beyond the contacts, an upshift of centroid occurs as discussed in Section III-B. A similar upshift takes place in side-contact devices (Fig. 5, right column) . Therefore, gate bias and interlayer coupling become the dominant factors in current distribution when electrons propagate beyond the region adjacent to contacts.
Furthermore, in the top-contact configuration, as the injection of electrons occurs around the edge between the source and the channel, resistance is mainly contributed by the channel region. In comparison with the side-contact devices, much of the current in top-contacted devices experiences an extra downshift, inducing increased tunneling resistance. This results in relatively lower ON-state current in top-contact SBFETs compared with the side-contacted ones [ Fig. 3(d) ]. For 16-layer Si, the covalent interlayer bonding reduces the tunneling resistance, and hence, less reduction of the ON-state current in top-contact configuration was observed compared with that in the few-layer BP SBFETs.
In addition, we have investigated the current distribution profile in the region below the top-contact for different overlapping lengths. As shown in Fig. 7(a)-(f) , similar current distribution patterns are found for various contact lengths under the same gate bias. The insensitivity of current distribution to contact length can be attributed to its negligible impact on device electrostatics, as the bias applied on the metal is uniform. Fig. 7(g) shows the amount of current injection/extraction in the region below the contacts. The gate bias modifies the injection profile drastically as V g increased from 0.3 to 1.2 V in the region below the left contact, inducing current-crowding around the edge of the channel. In the region below the right contact, an extraction of current is observed as the amount of current reduces as the right end of the device is approached [ Fig. 7(a)-(f) ].
IV. CONCLUSION
We have investigated the current distribution in few-layer BP-SBFETs. Effects of interlayer interactions and contact placement are evaluated and discussed. The effects of top-/side-contact placement interplay with inter/intralayer interactions, resulting in different current distribution patterns under various gate biases. Our finding of surface concentration of the current density (∼40%) indicates the need for high quality BP to reduce the impact of surface roughness scattering in device performance. In contrast, simulations on devices based on Si, which is covalently bonded, demonstrate that ∼80% of the total current is concentrated below the surface in this case. For the resistance encountered in the channel region, the side-contact could be the preferred contact configuration for achieving reduction of resistance.
